JPH0418701B2 - - Google Patents

Info

Publication number
JPH0418701B2
JPH0418701B2 JP60123002A JP12300285A JPH0418701B2 JP H0418701 B2 JPH0418701 B2 JP H0418701B2 JP 60123002 A JP60123002 A JP 60123002A JP 12300285 A JP12300285 A JP 12300285A JP H0418701 B2 JPH0418701 B2 JP H0418701B2
Authority
JP
Japan
Prior art keywords
layer wiring
forming
insulating film
film
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60123002A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61280638A (ja
Inventor
Koichi Mase
Masayasu Abe
Masaharu Aoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP60123002A priority Critical patent/JPS61280638A/ja
Priority to US06/870,117 priority patent/US4728627A/en
Priority to KR1019860004508A priority patent/KR900001834B1/ko
Priority to DE8686107736T priority patent/DE3684844D1/de
Priority to EP86107736A priority patent/EP0216017B1/en
Publication of JPS61280638A publication Critical patent/JPS61280638A/ja
Publication of JPH0418701B2 publication Critical patent/JPH0418701B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76828Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/7685Barrier, adhesion or liner layers the layer covering a conductive structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/937Hillock prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP60123002A 1985-06-06 1985-06-06 半導体装置の製造方法 Granted JPS61280638A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP60123002A JPS61280638A (ja) 1985-06-06 1985-06-06 半導体装置の製造方法
US06/870,117 US4728627A (en) 1985-06-06 1986-06-03 Method of making multilayered interconnects using hillock studs formed by sintering
KR1019860004508A KR900001834B1 (ko) 1985-06-06 1986-06-05 반도체장치의 제조방법
DE8686107736T DE3684844D1 (de) 1985-06-06 1986-06-06 Verfahren zur herstellung einer halbleiteranordnung mittels der herstellung einer vielschichtigen verbindungsstruktur.
EP86107736A EP0216017B1 (en) 1985-06-06 1986-06-06 Method of manufacturing a semiconductor device including forming a multi-level interconnection layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60123002A JPS61280638A (ja) 1985-06-06 1985-06-06 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS61280638A JPS61280638A (ja) 1986-12-11
JPH0418701B2 true JPH0418701B2 (en]) 1992-03-27

Family

ID=14849830

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60123002A Granted JPS61280638A (ja) 1985-06-06 1985-06-06 半導体装置の製造方法

Country Status (5)

Country Link
US (1) US4728627A (en])
EP (1) EP0216017B1 (en])
JP (1) JPS61280638A (en])
KR (1) KR900001834B1 (en])
DE (1) DE3684844D1 (en])

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62194644A (ja) * 1986-02-20 1987-08-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
US4970573A (en) * 1986-07-01 1990-11-13 Harris Corporation Self-planarized gold interconnect layer
TW214599B (en]) * 1990-10-15 1993-10-11 Seiko Epson Corp
NL9100094A (nl) * 1991-01-21 1992-08-17 Koninkl Philips Electronics Nv Halfgeleiderinrichting en werkwijze ter vervaardiging van een dergelijke halfgeleiderinrichting.
JPH05267471A (ja) * 1991-04-05 1993-10-15 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPH0555223A (ja) * 1991-08-27 1993-03-05 Nippon Precision Circuits Kk 集積回路装置の製造方法
KR950006343B1 (ko) * 1992-05-16 1995-06-14 금성일렉트론주식회사 반도체 장치의 제조방법
US5937327A (en) * 1993-04-23 1999-08-10 Ricoh Company, Ltd. Method for improving wiring contact in semiconductor devices
USRE36475E (en) * 1993-09-15 1999-12-28 Hyundai Electronics Industries Co., Ltd. Method of forming a via plug in a semiconductor device
KR0140646B1 (ko) * 1994-01-12 1998-07-15 문정환 반도체장치의 제조방법
JPH08130246A (ja) * 1994-10-28 1996-05-21 Ricoh Co Ltd 半導体装置とその製造方法
US5726498A (en) * 1995-05-26 1998-03-10 International Business Machines Corporation Wire shape conferring reduced crosstalk and formation methods
KR100252309B1 (ko) * 1997-03-03 2000-04-15 구본준, 론 위라하디락사 박막 트랜지스터 어레이의 금속 배선 연결 방법및 그 구조
US6594894B1 (en) * 1997-09-30 2003-07-22 The United States Of America As Represented By The Secretary Of The Air Force Planar-processing compatible metallic micro-extrusion process
AU2002313208B2 (en) * 2001-06-18 2007-07-26 Cosmo Oil Co., Ltd. Method for producing hydrocarbons by fischer-tropsch process
JP6298312B2 (ja) * 2014-02-13 2018-03-20 エイブリック株式会社 半導体装置の製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3132809A1 (de) * 1981-08-19 1983-03-10 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von integrierten mos-feldeffekttransistoren, insbesondere von komplementaeren mos-feldeffekttransistorenschaltungen mit einer aus metallsiliziden bestehenden zusaetzlichen leiterbahnebene

Also Published As

Publication number Publication date
US4728627A (en) 1988-03-01
EP0216017A3 (en) 1988-09-21
KR900001834B1 (ko) 1990-03-24
KR870000758A (ko) 1987-02-20
EP0216017A2 (en) 1987-04-01
EP0216017B1 (en) 1992-04-15
JPS61280638A (ja) 1986-12-11
DE3684844D1 (de) 1992-05-21

Similar Documents

Publication Publication Date Title
JPH0418701B2 (en])
JPH04298030A (ja) メタルプラグの形成方法
JPH0563940B2 (en])
JPH0823028A (ja) 多層配線を有する半導体素子及びその製造方法
JPH0456254A (ja) 半導体装置の製造方法
JPS61284937A (ja) 半導体装置とその製造方法
JPH0570301B2 (en])
JP2702010B2 (ja) 半導体装置の製造方法
JPS62264642A (ja) スル−ホ−ルの形成方法
JPH0581181B2 (en])
JPH05226333A (ja) 半導体装置の製造方法
JP2637726B2 (ja) 半導体集積回路装置の製造方法
JPH04345054A (ja) 半導体装置及びその製造方法
JPH06310507A (ja) 半導体装置とその製造方法
JPS6237945A (ja) 半導体装置の製造方法
JP2738358B2 (ja) 半導体装置の製造方法
KR0167251B1 (ko) 반도체 소자의 배선구조 및 그 제조방법
JP2723560B2 (ja) 半導体装置の製造方法
JPH0621053A (ja) 半導体装置の製造方法
JPS62132347A (ja) スル−ホ−ルの形成方法
JPS6043844A (ja) 半導体装置の製造方法
JPH0425157A (ja) 半導体装置の製造方法
JPH06236931A (ja) 配線構造及びその製造方法
JPH02281622A (ja) 半導体装置の製造方法
JPH0555164A (ja) 半導体装置の製造方法